Package-on-package (PoP) technology has been widely adopted in application processor's construction for today's mobile equipment such as smart phones and tablets. One of the key tasks in a successful PoP configuration is the PoP bottom package's warpage control. Due to shorter and shorter schedule demand of such configuration's development and execution -sometimes it could be as little as half a year, the development process to identify a optimized PoP bottom package cannot take the traditional way of multiple iterations through large scale, time consuming and complex DOE's. It is therefore needed to study and understand the key warpage contributors and how significant each contributor's impact is so that educated preliminary packaging parameters can be set and intelligent DOE's can be designed. This is the major purpose of this paper.
Introduction
New models of smart phones and tablets are introduced to market almost in an annual pace. Each new model often uses newer application processor that provides faster speed, more processing power and higher level of functional integration. Such fast model introduction pace means that the development cycle of its application processor is less than one year. The packaging development schedule budget of the application processor is then even less. There will be limited iterations and DOE's for packaging development. Fortunately almost all such packaging development rarely starts from scratch. There always exist some previous models and previous DOE data available that could serve as a start point. The key question is how to make use of such data. Theoretical method that provides intelligent guidance is needed so that packaging development can be effective and efficient. figure 1(b) is a typical PoP bottom package. To achieve overall thin form factor A -currently it is in the range of 1.4mm, the total stack height H of the PoP bottom package must be in the range of 0.8mm. Typically, the body planar size W is in the range of 12mm to 14mm. In other words, the thickness and body planar size ratio is more than 1:20 or 0.05. Such geometric character can fit well into the category of plate structure when dealing with its mechanical properties. In the following sections of this paper, plate theory will be applied to the evaluation, calculation / prediction of the package deformation, stresses response and warpage.
In general, packaging substrate is several layers laminated together. Figures 2 shows a 2-layer substrate structure that included two metal layers L01, L02, and one core layer, plus surface finish solder resist (SR) layer on both sides. Compare to substrate's un-symmetrical behavior, the PoP package's unsymmetrical behavior is more understandable and expected. Figure 4 shows a typical thin PoP bottom package. Note that there are three layers: mold compound, silicon, as well as the substrate. The total thickness is 0.35mm nominal (excluding solder balls). Compare to the planar dimension, the thickness to size ratio is 0.03. . 
Fundamentals of warpage
Based on foregoing discussion of the characteristics of PoP packages, it is an unsymmetrical thin structure and the most concern is the high warpage when the package undergoes heating until solder reflow temperature which could lead to SMT failure. Clear understanding of the factors that could contribute to warges as well as their impact would be needed.
Chow [1] published a paper on "Thermal Warping of Layered Composites" which could provide a theoretical basis to study the warpage behavior of the thin PoP package during reflow. The model addressed thermal warping of a free standing unsymmetrical laminate composite under heating. Here it is summarized as below.
Considering an N-layer composite plate of total thickness t in a state of plane strain with coordinates described in Figure  5 . The constitutive relations for a plain strain plate under thermal loading can be written as below:
Where ⁄ , ⁄ and , with being Young's modulus, Poisson's ratio, and linear coefficient of the thermal expansion respectively. By introducing local coordinates of for each layer the local governing equations without internal heating source based on equations (1) become: Figure 5 An N-layer plate Thermal warping can be defined as the curvature of the plates after warping as below:
This curvature can then be expressed in terms of interfacial forces between layers:
where is the interfacial force at the bottom of the layer, and can be derived from and . Considering both top and bottom interface there is no traction force, Refer more details in Chow [1] for below results for an N layer plates with uniform temperature increment T:
Applications to PoP packaging warpage and Discussions
Above results (5) to (7) can be applied to thermal warpage of PoP package with simplification: N=2 can be applied to 45th International Symposium on Microelectronics | September 9-13, 2012 | San Diego, California USA bare die PoP while N=3 can be applied to through mold via or TMV® PoP package. Take N=2 as an example for bare die PoP package. Equations (5) to (7) can be simplified to as below:
Eliminate from (8) , and substitute (10) into (8), the thermal warpage can be obtained as below:
To further simplify (11) since for silicon die will not change for any bare die PoP package we can assume it as a constant in the equation, Eq. (11) can be rewritten as follows:
It can be seen that: a. The difference in linear coefficient of the thermal expansion (CTE) , b. The temperature increment , c. The mechanical properties difference , and d. The thickness of die and substrates ratio are important factors that have impact on the warpage. For actual package, the temperature is the condition that must be met, so the factors to work on are mostly substrate CTE (since the silicon CTE is fixed), the mechanical properties (mostly for the substrate) and the thickness ratio between the die and the substrate. Figure 6 shows the warpage change trend when the die thickness changes while the substrate thickness if fixed for an assumed two sets of materials data. It can be seen that there is a certain die thickness to avoid. In this case, when die is already at 100um, there is no improvement to reduce it further if there is not possible to get die below 80um. It also shows that if the Young's module of the substrate is doubled, then the warpage is much improved. Figure 7 shows the CTE effect. If substrate CTE is reduced from 10ppm to 5 ppm, assuming the Si STE is at 3ppm, then the warpage is improved linearly with the substrate CTE change.
From above model and discussions, it can be concluded that given certain bill of materials and package outline flexibility, the package warpage can be adjusted accordingly. However, there is no such a thing that will give more effective warpage improvement. There only thing that is practical to do is to work under given limitation and design constraints to choose optimized parameters to change. 
Summary
A theoretical model was adopted to address thin PoP package warpage contributors and their impact to warpage control. The model is based on classical plate theory, and linear elastic constitution relationship is assumed. Nevertheless, the model can be provide first order of accuracy and how significant each contributor's impact is under specific conditions, and thus intelligent DOE's to quickly find out the optimized solutions toward actual design constraints.
